WHAT IS CLAIMED IS:

1	10	1. A universal asynchronous receiver transmitter (UART) comprising:
2 ′	500) / (h)	a first-in, first-out (FIFO) buffer;
3	V /	a circuit for detecting a last word transmitted from said FIFO buffer;
4		a transmitter empty circuit for generating a transmitter empty signal on a
5	transmitter er	mpty control line when a last word transmitted from said FIFO buffer is
6	detected;	
7		a delay circuit for delaying generation of said transmitter empty signal for
8	a programma	ble delay time; and
9		a programmable register for setting said programmable delay time.
1		2. The UART of claim 1 wherein said transmitter empty signal is an
2	internal signa	al triggered from a stop bit of said last word.
	, w	
1	542>	3. The UART of claim 1 wherein said programmable register comprises a
2	2 shadow register which is a write-only portion of a register only read by a user.	
1		4. The UART of claim 3 wherein said write-only portion comprises the
2	first 4 bits of	a modem status register.
_	11131 4 0113 01	a modern status register.
1	2,	5. The UART of claim 1 wherein said programmable register is a four bit
2 .	register	
1		6. The UART of claim 1 further comprising:
		a plurality of channels, each channel having said FIFO buffer, said circuit
2	for datastina	a last word and said transmitter empty circuit; and
3	for detecting	
4		said delay circuit and said programmable register being a single circuit and
5	• .	ected to control the delay of said transmitter empty signal for each of said
6	channels.	
i 5	وليد	7. A universal asynchronous receiver transmitter (UART) comprising:
2	A >	a first-in, first-out (FIFO) buffer;
3	•	a circuit for detecting a last word transmitted from said FIFO buffer;
4		a transmitter empty circuit for generating a transmitter empty signal on a
5	transmittar a	mnty control line when a last word transmitted from said FIFO bufferis



